- Zoek vacatures
- Leuven
- ai modelling research team lead
Ai modelling research team lead Vacatures in Leuven
Interconnect Modelling Researcher
imecLeuven, Belgium- Gesponsord
AI Generative Advisor
BeobankLeuven, BE- Gesponsord
Process Manager Sales Enablement TIS EMEA
Terumo Europe NVLeuven, BEOutbound Lead
TinkerListLeuven, BEProject Lead Innovatie & AI
AcertaLeuven- Gesponsord
Lead Editing Team
Van InLeuven, BESupply Chain Data Analyst
TerumoLeuven, Flemish Region, BE- Gesponsord
Regulatory Advisor
Axis GroupLeuven, BE- Gesponsord
Cegeka - Business Analyst & Team Lead ERP
CegekaLeuven, BelgiumTeam Lead Master Data Content Coordinator (M / V / D)
AvantorLeuven, BELPostdoctoral position in bioinformatics of the human gut microbiome
VIBLeuvenOnderzoeksingenieur dynamische systemen & controle
Flanders MakeLeuven, BEMotion Application Research Developer
Siemens Industry Software NVLovaina, Brabante Flamenco, BélgicaDirector of AI Strategy
MEDPACELeuven, BelgiumDev-Lead
ImmoscoopLeuven, BelgiëChannel Modelling and Context Sensing for 6G Aerial Networks
KU LeuvenLeuven, BelgiumTeam lead Java
Xenit SolutionsLeuven, BelgiëPhD position on future-proofing heritage townhouses by optimizing comfort and energy in time and space
EnergyVilleLeuvenAI Engineer
ClarioLeuven, BelgiumSr. Scientist Research & Development
Sotera HealthLeuven, BelgiumInterconnect Modelling Researcher
imecLeuven, Belgium- Fulltime
Interconnect Modelling Researcher
Interconnect Modelling Researcher
Engineering - Leuven | Just now
As interconnect modelling researcher, you will work on the cutting edge of advanced CMOS technologies, and you will contribute to their evaluation and benchmarking, exploring novel BEOL stacks with different combinations of dimensions and materials.
Interconnect Modelling Researcher
What you will do
As CMOS scaling advances, the optimization of technology together with circuits and systems designs is more than ever essential to maintain performance increase together with power / area reduction in the next generations of chips. The Back-End-Of-Line (BEOL) interconnects is the metal wiring that takes care of the interconnection between logic standard cells at processor level. In advanced nodes, the most critical interconnect layers will be reduced to 20 nm pitches and below, requiring new materials and disruptive integration schemes, process innovations and structural scaling boosters (hybrid metallization, semi-damascene metallization, buried power rails enabling interconnect on the wafer backside, airgaps, . You will be involved in the research & development of BEOL for digital circuits at these ultra-scaled dimensions. Based on imec's Design-Technology Co-Optimization (DTCO) framework you will interact with process engineering teams to develop digital circuits, mainly standard cell libraries and block-level physical design, for advanced CMOS technology nodes beyond the 2nm node, and you will analyze trade-offs between process and design requirements to achieve an optimal DTCO driven solution for different technologies. You will be responsible for evaluating the electrical behavior of different BEOL stacks and interconnect schemes and providing BEOL extraction decks to your colleagues working on physical implementation. You will also interact with system level designers to ensure a smooth power-performance-area and cost evaluation flow to assess the technology from process capabilities, up to digital system requirements.
What we do for you
We offer you the opportunity to join one of the world’s premier research centers in nanotechnology at our imec office in Cambridge, UK or at our headquarters in Leuven, Belgium. We can sponsor visas for relocation to Belgium and UK. With your talent, passion and expertise, you’ll become part of a team that makes the impossible possible. Together, we shape the technology that will determine the society of tomorrow.
We are and proud of our open, multicultural, and informal working environment with ample possibilities to take initiative and show responsibility. We commit to supporting and guiding you in this process; not only with words but also with tangible actions. Through y, 'our corporate university', we actively invest in your development to further your technical and personal growth.
We are aware that your valuable contribution makes imec a top player in its field. Your energy and commitment are therefore appreciated by means of a market appropriate salary with many fringe benefits.
Who you are
- You have a PhD in Electronics or Electrical engineering, or relevant field, or a master with at least 3 years relevant industrial experience in CMOS technology modelling.
- You have an excellent understanding of digital physical implementation and advanced CMOS technologies.
- You understand advanced semiconductor fabrication processes and devices.
- You are detail-oriented but are also comfortable in critical thinking and making decisions to navigate the changing R&D demands.
- You are a capable coder (experience with Python is preferable) that utilizes the power of versioning and documentation.
- Experience with EDA layout tools (Cadence Composer / Virtuoso, Calibre, Hspice) is a must.
- Experience with electronic circuit simulators (. Spice, Spectre) is a must.
- Experience with synthesis and physical design tool flows for Place and Route (PnR with Cadence Genus / Innovus, or Synopsys Fusion / DC / ICC) is a plus.
- You care deeply about customer satisfaction and quality of the delivered results.
- You are a strong team player and a good communicator. Sharing the progress of tasks, seeking feedback from your colleagues, and acting as a soundboard, is important to you.
Who we are
Accept marketing-cookies to view this content.
imec's cleanroom
Accept marketing-cookies to view this content.
Related jobs
Share this article on